Silicon deep reactive ion etching is a process that produces projected two-dimensional shapes due to the inability to control the direction of the energetic ions arriving at the surface of a wafer. The resulting etched profiles present sidewalls which are nominally 90°to the wafer surface. However, we have developed and demonstrated a new technique that allows us to control the angle that trenches make with respect to the wafer surface. This scheme exploits the charging of buried dielectric layers to achieve ion steering and thus control the direction of the etch. The measured angle variation was controlled between Ϫ32°and ϩ32°with respect to a line orthogonal to the wafer surface. We report and describe this new technique to control etch angle.
I. INTRODUCTION
Silicon deep reactive ion etching ͑DRIE͒ is a process that produces projected two-dimensional shapes, because ions are accelerated across the dark space from a glow discharge and arrive normal to the surface of the wafer. This process results in etch profiles with sidewalls which are nominally 90°to the surface. Some modest tailoring of the etching process is possible, and can produce trenches with sloped sidewalls as illustrated in Fig. 1 . Nevertheless, the etch still proceeds normal to the surface of the wafer.
We have developed and demonstrated a new technique that allows us to control the angle of the trenches with respect to the surface of the wafer. This scheme exploits the charging 1-4 of buried dielectric layers ͑see Fig. 2͒ to achieve ion steering. By exploiting the change in the local electric field at the etching surface it is possible to modify the angle trenches make with the wafer surface ͑see Fig. 3͒ . We have produced trenches at angle variations as large as Ϯ32°, measured from a line orthogonal to the surface of a wafer.
II. PROCESSING APPROACH
Throughout this exercise we used 4 in., single crystal silicon wafers ͗100͘ of resistivity 10-20 ⍀ cm. This new technique involves two wafers, and it is also a two-mask process. The top wafers were double polished, 300 m thick, while the thickness of the bottom wafers was 525 m with the same resistivity values.
The first mask is used to pattern openings in a dielectric film on the bottom wafer ͓Fig. 4͑a͔͒. In this experiment the thickness of the dielectric layer was chosen to be 1 m for silicon dioxide films, or 5 m for layers of photoresist AZ4620. Independently, the top silicon wafer is spin-coated with photoresist, patterned using the second mask and etched-through. Subsequently, both wafers are aligned and either reversibly bonded using photoresist or permanently bonded ͓see Fig. 4͑b͔͒ . The patterned dielectric film on the bottom wafer, now covered or buried by the top wafer, is subsequently exploited to achieve ion steering.
Another possibility is to pattern the dielectric and then do a permanent silicon-to-oxide bond 5, 6 between the bottom wafer and an unprocessed top wafer as shown in Fig. 4͑b͒ . In this approach, the top wafer is structurally part of the design. For this purpose, the buried dielectric is required to be either thermal oxide or polished plasma enhanced chemical vapor deposited ͑PECVD͒ oxide, and the top silicon wafer must be double-side polished. After the bonding step has been completed, photoresist is spun on the top wafer and patterned, followed by a deep reactive ion etch ͑DRIE͒ through the top wafer, which reaches the buried dielectric and continues at an angle in the bottom wafer until a prescribed timed-etch is achieved ͓Fig. 4͑d͔͒. Alignment of this masking layer can be performed by a variety of front-to-back alignment schemes. A variation would involve the use of a silicon dioxide film on the top wafer to be patterned with the photoresist mask and then used it as the DRIE mask to do the through etch. Oxide masks are etched more slowly than the photoresist masks.
Alternatively, the top wafer can be etched-through first and after stripping the photoresist it can be used repeatedly to create angle trenches by thermally oxidizing it and then performing reversible mechanical bonds with the bottom wafer. Similar to the previous paragraph, the top wafer should be double side polished. Therefore, upon completion of the etch-through and thermal oxidation steps on the top wafer its surfaces exhibit mirror-quality characteristics, which are rea͒ American Vacuum Society Active Member; electronic mail: ayon@mtl.mit.edu quired for bonding. After preparing the surfaces of both wafers with a standard RCA clean, 7 the samples are brought into contact and pressed together in a wafer bonder. In all operations that required aligned wafer bonding we used equipment from Electronic Visions 8 that has been described elsewhere. 9 After pressing the samples, an anneal step on a hot plate at a temperature of 120°C for 10 min is usually enough to maintain the wafers in contact during processing. Upon completion of the angled-trench etching, the samples can be separated by inserting a razor blade between them. In all cases, it is the charging of the dielectric at the interface between the two wafers that provides the electric field required for ion steering ͑see Fig. 5͒ . The position of the opening in the buried dielectric ͑identified as a in Fig. 3͒ , with respect to the opening in the top silicon wafer ͑identi-fied as T in Fig. 3͒ , determines the direction the trench will follow. For any particular combination of the widths a and T, the direction of the angled-trench varies from 0°when the bottom opening a is centered with respect to the opening T in the top wafer, to a maximum angle obtained when the opening a in the buried dielectric is located directly under the wall of the opening T in the upper wafer trench. Both extreme cases are shown in Fig. 5 . The expectation was that it would be feasible to demonstrate a continuous variation in the angle that trenches make by varying the position of the openings in the buried dielectric with respect to the opening in the top wafer. To verify this assertion, two masks were prepared varying the width of both openings and also the position of the opening in the buried dielectric. Scanning electron microscopy ͑SEM͒ micrographs corroborating the variation of angled-etches are shown in Fig. 6 .
In Fig. 6͑a͒ the measured widths of the top and bottom openings after etching were 19.6 and 9 m, respectively, corresponding to a width ratio of ϳ2.2; the measured maximum angle was 32°. Aspect ratio can be defined as the ratio of the depth of a particular trench to the width at the top of the same trench. In the case of Fig. 6͑a͒ , the aspect ratio of the trench in the top wafer is ϳ15. This number is relevant because it is known that smaller aspect ratios correspond to smaller charging effects, 10 with the concomitant reduction in ion flux steering.
Increasing the width of the bottom opening a permits the capture of a larger ion flux. This larger ion flux can be described by a wider angular distribution function for the impinging ions compared to a bottom opening of smaller width. Since the direction of the angled-trench is controlled by the average of the ion angular distribution function, for a fixed width T, increases in the width a decrease the range of angles that the trenches can follow. This situation is exhibited in Fig. 6͑b͒ . In this SEM micrograph, the measured widths of the top and bottom openings after etching were of 19.3 and 11 m respectively, representing a width ratio of ϳ1.8 and for which the measured maximum angle was 21°. Thus, the maximum angle obtained is lower than that for a width ratio of ϳ2.2 for the same trench aspect ratio in the top wafer ͑ϳ15͒.
Modifying the aspect ratio of the trench in the top wafer also has a strong influence in the range of directions obtained when fabricating angled-etches. This is shown in Fig. 6͑c͒ . In this case the measured width of the trench in the top wafer was 68 m representing a trench aspect ratio of only ϳ4.4. The measured width of the bottom opening was 5.4, therefore, the width ratio of the top and bottom openings is ϳ12.6. The low aspect ratio of the trench in the top wafer ͑ϳ4.4͒ precludes the significant charging effect observed in those cases corresponding to pictures of Figs. 6͑a͒ and 6͑b͒. Thus, the direction obtained for the angled-trench close to the top wafer trench walls is only 7°.
The previous paragraphs obviate that precise alignment is necessary to obtain accurate results ͑see Fig. 7͒ . Observations indicate that the process, as described herein, is reproducible within 3°.
The footing or notching 1,4,10 effect clearly distinguishable in all SEM micrographs and that develops on the top wafer, is not an adverse artifact in this approach because the top wafer is usually only used as a mask and is subsequently removed. If the top wafer is structurally part of the final device, then the impact of the footing effect has to be assessed.
The technique described herein can be applied to previously etched wafers to add oblique etches ͑see Fig. 8͒ ; or it can be combined in situ with ordinary trenches etched normal to the surface of the wafer.
The demonstration was made using high-density plasma; inductively coupled DRIE tool from surface technology systems 11 that has been described elsewhere. [12] [13] [14] The operating conditions were chosen as follows: during the etching cycle the SF 6 flow rate was fixed at 105 sccm, with a cycle duration of 14 s, 12 W of applied electrode power, and 750 W of applied coil power. The overlap between the etch step and the passivating step was 0.5 s. During the passivation cycle the C 4 F 8 flow rate was fixed at 40 sccm, with a cycle duration of 11 s, 6 W of applied electrode power, and 600 W of applied coil power. The throttle valve was positioned throughout the process at 65°.
Under the above conditions the described technique displays the characteristic high silicon etching rate ͑ϳ3 m/ min͒ and high selectivity to masking material ͑у70:1 for photoresist, у140:1 for silicon dioxide͒ commonly ascribed to DRIE tools when etching the top wafer. 9 However, upon reaching the opening in the buried dielectric ͑identified as a in Fig. 3͒ , whose width is smaller than the opening in the top wafer ͑identified as T in Fig. 3͒ , the captured ion flux available to proceed with the angle etch is proportional to the fraction a/T of the total ion flux reaching the interface between both wafers. Thus, the etching rate of the angle trench is similar to that of a trench of width a and whose depth is the thickness of the top wafer.
III. CONCLUSIONS
This technique overcomes well-known shortcomings of other approaches. For instance, chemical assisted ion beam etching [15] [16] [17] [18] ͑CAIBE͒ has the ability of producing trenches at any angle; however it requires a dedicated piece of equipment and each angle selected requires a different etch preceded by the corresponding photolithography steps. In comparison, the technique described herein allows the etching of trenches in any direction simultaneously, by exploiting the charging of a buried dielectric layer when using high-density plasma DRIE machines.
We believe that this technique can be useful in a large variety of microelectromechanical systems ͑MEMS͒ devices, which employ DRIE. For instance, in microfluidic applications arrays of channels with the proper angle distributions can be used to produce swirl. Cones can be microfabricated for check valve applications. Fluid channels converging in a point for mixing can be produced with the additional degree of freedom presented in this manuscript. Microrotating machinery may also benefit by the production of airfoils that more closely resemble their macroscale counterparts by exhibiting a 3D twist. The ability to control the angle of an etch can enable the fabrication of grooved journal bearings as pictured in Fig. 8 . This SEM micrograph shows a fabricated device that is one step closer to producing spiral-grooved journal bearings also known as Herringbone bearings. 19 In summary, the scheme for etching silicon trenches at an angle contained herein, complements current microfabrication technologies, expands our ability to tailor the shape of microfabricated structures, and reduces a significant design constraint.
